Kernel Metadata Declaration — on demand

What the DOI identifies

DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE

10.46243/jst.2025.v10.i04.pp34-44 · JournalArticle — an article in a journal · Digital · Visual · Language

Published 2025-04-25

Part of Journal of Science & Technology · ISSN 2456-5660 · vol. 10 · no. 4 · pp. 34–44

Principal agents

• K.G.VENKATA KRISHNA (author → Author)
• ANUSHA BATHALA (author → Author)
• ASIRI NAIDU KOYYANA (author → Author)
• VAMSI KRISHNA REDDY.S (author → Author)
• Longman Publishers (publisher → Publisher)

Also in the record, outside the Kernel: the abstract, the licence, 2 links, 9 references. Source: Crossref (member 25296), registered 2025-08-26, last deposited 2026-09-07.

⬇ Record (JSON) ⬇ Declaration (XML)

System metadata — ISO 26324:2025, Annex B · DOI Handbook 10.1

Each element by the standard's name and the Handbook's (in grey), read off the record.

The record

{
    "format": "smartscholars-doi-metadata/1.0",
    "doi": "10.46243/jst.2025.v10.i04.pp34-44",
    "referent": "Creation",
    "type": "JournalArticle",
    "structural_type": "Digital",
    "modes": [
        "Visual"
    ],
    "characters": [
        "Language"
    ],
    "titles": [
        {
            "value": "DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE",
            "type": "PrincipalTitle"
        }
    ],
    "identifiers": [
        {
            "type": "DOI",
            "value": "10.46243/jst.2025.v10.i04.pp34-44"
        }
    ],
    "agents": [
        {
            "role": "author",
            "name": {
                "given": "",
                "family": "K.G.VENKATA KRISHNA"
            },
            "sequence": "first"
        },
        {
            "role": "author",
            "name": {
                "given": "",
                "family": "ANUSHA BATHALA"
            },
            "sequence": "additional"
        },
        {
            "role": "author",
            "name": {
                "given": "",
                "family": "ASIRI NAIDU KOYYANA"
            },
            "sequence": "additional"
        },
        {
            "role": "author",
            "name": {
                "given": "",
                "family": "VAMSI KRISHNA REDDY.S"
            },
            "sequence": "additional"
        },
        {
            "role": "publisher",
            "name": {
                "org": "Longman Publishers"
            }
        }
    ],
    "dates": {
        "published": "2025-04-25",
        "date_type": "PublicationDate",
        "online": "2025-04-25"
    },
    "container": {
        "type": "Journal",
        "titles": [
            {
                "value": "Journal of Science & Technology",
                "type": "PrincipalTitle"
            },
            {
                "value": "J. sci. technol.",
                "type": "AbbreviatedTitle"
            }
        ],
        "identifiers": [
            {
                "type": "ISSN",
                "value": "2456-5660",
                "medium": "electronic"
            }
        ],
        "volume": "10",
        "issue": "4",
        "pages": {
            "first": "34",
            "last": "44"
        }
    },
    "links": [
        {
            "url": "https://jst.org.in/index.php/pub/article/view/1243",
            "return_type": "text/html",
            "primary": true
        },
        {
            "url": "https://jst.org.in/index.php/pub/article/download/1243/982",
            "purpose": "text-mining",
            "return_type": "application/pdf"
        }
    ],
    "abstract": {
        "value": "The Reduced Instruction Set Computer (RISC) architecture prioritizes a compact, efficient set ofinstructions that execute in uniform cycles, enabling high-performance computing across devices—fromembedded systems to supercomputers. This research presents the design and implementation of a 32-bitRISC processor leveraging a pipelining technique to enhance throughput while maintainingcomputational efficiency. The proposed processor supports 16 arithmetic and logical operations andadheres to the Harvard architecture, featuring separate data and instruction memories for concurrent access.The processor incorporates a 32-bit ALU for arithmetic and logical computations, alongwith general-purpose registers and a dedicated flag register to track carry, zero, andparity statuses. The pipelined design divides instruction execution into multiple stages(fetch, decode, execute, memory access, and write-back), significantly improvinginstruction throughput. Each instruction is encoded uniformly, and the design supportsmultiple addressing modes for flexibility."
    },
    "license": {
        "url": "https://creativecommons.org/licenses/by/4.0",
        "start": "2025-04-25",
        "applies_to": "unspecified"
    },
    "references": [
        {
            "key": "ref1",
            "doi": "10.1109/iccubea47591.2019.9128517",
            "unstructured": "S. Lad and V. S. Bendre, “Design and Comparison of Multiplier using Vedic Sutras,” 2019 5th International Conference On Computing, Communication, Control And Automation (ICCUBEA), Pune, India, 2019, pp. 1-5"
        },
        {
            "key": "ref2",
            "unstructured": "Balpande Vishwas V, Abhishek B. Pande, Meeta J. Walke, Bhavna D. Choudhari and Kiran R. Bagade. “Design and Implementation of 16 Bit Processor on FPGA.” (2015)"
        },
        {
            "key": "ref3",
            "doi": "10.1109/socdc.2008.4815726",
            "unstructured": "Seung Pyo Jung, Jingzhe Xu, Donghoon Lee, Ju Sung Park, Kang-joo Kim and Koon- shik Cho, “Design & verification of 16 bit RISC processor,” 2008 International SoC Design Conference, Busan, 2008, pp. III-13-III-14, doi: 10.1109/ SOCDC.2008.4815726"
        },
        {
            "key": "ref4",
            "doi": "10.1109/icaccct.2014.7019410",
            "unstructured": "A. Bisoyi, M. Baral and M. K. Senapati, “Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier,” 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, Ramanathapuram, 2014, pp. 1757- 1760, doi: 10.1109/ICACCCT.2014.7019410"
        },
        {
            "key": "ref5",
            "doi": "10.5120/16742-6956",
            "unstructured": "Mr. Nishant G. Deshpande, Prof. Rashmi Mahajan, “Ancient Indian Vedic Mathematics based Multiplier Design for High Speed and Low Power Processor”, IJAREEIE, Pune, 2014"
        },
        {
            "key": "ref6",
            "unstructured": "Priyanka jain, Dr. G. S. Virdi, : Multiplier-Accumulator (MAC) Unit: International Journal of Digital Application & Contemporary Research,Volume 5, Issue 3, October 2016"
        },
        {
            "key": "ref7",
            "doi": "10.1109/icit.2006.372448",
            "unstructured": "P. S. Mane, I. Gupta and M. K. Vasantha, “Implementation of RISC Processor on FPGA,” 2006 IEEE International Conference on Industrial Technology, Mumbai, 2006, pp. 2096- 2100, doi: 10.1109/ICIT.2006.372448"
        },
        {
            "key": "ref8",
            "doi": "10.1109/iccpct.2016.7530294",
            "unstructured": "Ram, G. & Lakshmanna, Y. & Rani, D. & Kandula, Bala. (2016). Area efficient modified vedic multiplier. 1-5. 10.1109/ ICCPCT.2016.7530294"
        },
        {
            "key": "ref9",
            "unstructured": "Yogesh M. Motey, Tejaswini G. Panse, “Traditional and Truncation Schemes for Different Multipliers”, International Journal of Electronics and Computer Science Engineering, vol.2, no.2, pp.627-633, May 2013"
        }
    ],
    "record": {
        "registrant": "Longman Publishers",
        "registered": "2025-08-26",
        "updated": "2026-09-07",
        "issue_number": 1,
        "source": "crossref-api",
        "source_agency": "Crossref (member 25296)"
    }
}

The Kernel Metadata Declaration

DOIMetadataKernel.xsd · namespace http://www.doi.org/2010/DOISchema · Attribute Value Sets 2.3 · draft — the agency's DOI name is filled in on accreditation

<?xml version="1.0" encoding="UTF-8"?>
<!-- DRAFT declaration: Smart Scholars is not yet a DOI Registration Agency. registrationAgencyDoiName is a marker (10.0/ is no RA's prefix) and is filled in on accreditation. -->
<kernelMetadata xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.doi.org/2010/DOISchema https://www.doi.org/doi_schemas/DOIMetadataKernel.xsd" xmlns="http://www.doi.org/2010/DOISchema">
  <referentDoiName>10.46243/jst.2025.v10.i04.pp34-44</referentDoiName>
  <primaryReferentType>Creation</primaryReferentType>
  <registrationAgencyDoiName>10.0/smart-scholars-draft</registrationAgencyDoiName>
  <issueDate>2026-10-04</issueDate>
  <issueNumber>1</issueNumber>
  <referentCreation>
    <name>
      <value>DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE</value>
      <type>PrincipalTitle</type>
    </name>
    <identifier>
      <nonUriValue>10.46243/jst.2025.v10.i04.pp34-44</nonUriValue>
      <uri returnType="text/html" doesContentNegotiation="true">https://doi.org/10.46243/jst.2025.v10.i04.pp34-44</uri>
      <type>DOI</type>
    </identifier>
    <identifier>
      <uri returnType="text/html">https://jst.org.in/index.php/pub/article/view/1243</uri>
      <type>URI</type>
    </identifier>
    <identifier>
      <uri>https://jst.org.in/index.php/pub/article/download/1243/982</uri>
      <type>URI</type>
    </identifier>
    <structuralType>Digital</structuralType>
    <mode>Visual</mode>
    <character>Language</character>
    <type>JournalArticle</type>
    <principalAgent>
      <name>
        <value>K.G.VENKATA KRISHNA</value>
        <type>PrincipalName</type>
      </name>
      <role>Author</role>
    </principalAgent>
    <principalAgent>
      <name>
        <value>ANUSHA BATHALA</value>
        <type>PrincipalName</type>
      </name>
      <role>Author</role>
    </principalAgent>
    <principalAgent>
      <name>
        <value>ASIRI NAIDU KOYYANA</value>
        <type>PrincipalName</type>
      </name>
      <role>Author</role>
    </principalAgent>
    <principalAgent>
      <name>
        <value>VAMSI KRISHNA REDDY.S</value>
        <type>PrincipalName</type>
      </name>
      <role>Author</role>
    </principalAgent>
    <principalAgent>
      <name>
        <value>Longman Publishers</value>
        <type>PrincipalName</type>
      </name>
      <role>Publisher</role>
    </principalAgent>
    <linkedCreation>
      <name>
        <value>Journal of Science &amp; Technology</value>
        <type>PrincipalTitle</type>
      </name>
      <name>
        <value>J. sci. technol.</value>
        <type>AbbreviatedTitle</type>
      </name>
      <identifier>
        <nonUriValue>2456-5660</nonUriValue>
        <type>ISSN</type>
      </identifier>
      <referentCreationRole>Part</referentCreationRole>
      <referentCreationSequenceIdentifier>
        <value>10</value>
        <type>VolumeNumber</type>
      </referentCreationSequenceIdentifier>
      <referentCreationSequenceIdentifier>
        <value>4</value>
        <type>IssueNumber</type>
      </referentCreationSequenceIdentifier>
      <referentCreationSequenceIdentifier>
        <value>34-44</value>
        <type>PageNumber</type>
      </referentCreationSequenceIdentifier>
    </linkedCreation>
    <creationDate>
      <date>2025-04-25</date>
      <creationDateType>PublicationDate</creationDateType>
    </creationDate>
  </referentCreation>
</kernelMetadata>